|
Título:
|
Reliability Improvement of Hardware Task Graphs via Configuration Early-fetch
|
|
Autores:
|
Ramezani, Reza ;
Sedaghat, Yasser ;
Clemente Barreira, Juan Antonio
|
|
Tipo de documento:
|
texto impreso
|
|
Editorial:
|
The Institute of Electrical and Electronics Engineers (IEEE), 2017-04
|
|
Dimensiones:
|
application/pdf
|
|
Nota general:
|
info:eu-repo/semantics/openAccess
|
|
Idiomas:
|
|
|
Palabras clave:
|
Estado = Publicado
,
Materia = Ciencias: Física: Física nuclear
,
Materia = Ciencias: Informática: Circuitos integrados
,
Materia = Ciencias: Informática: Hardware
,
Materia = Ciencias: Informática: Electrónica
,
Tipo = Artículo
|
|
Resumen:
|
This study presents a technique to improve the reliability and the Mean Time to Failure (MTTF) of hardware task graphs running on reconfigurable computers. This tech- nique, which has been named Task Early-fetch, can be applied to a sequence of one or several applications, represented as task graphs. It consists in carrying out the reconfiguration of some tasks within the execution of the previous task graph, plus increasing the redundancy level of the early-fetched tasks. Experimental results on actual task graphs show the positive impacts of the proposed technique. Thus, without deteriorating the execution time (makespan), on average, a 114% MTTF improvement is achieved for no-fault-tolerant task graphs, and the improvement is more significant when applying to fault- tolerant task graphs. Finally, this paper presents a hardware implementation of a manager that applies these techniques at run-time and steers the execution of the running task graphs. It demonstrates that, with 0.03% consumption of FFs and LUTs and also 1.22% occupancy of BRAMs available on a Xilinx Virtex UltraScale XCVU095-2FFVA2104E FPGA, the required run-time computations can be carried out in negligible delays.
|
|
En línea:
|
https://eprints.ucm.es/id/eprint/44680/1/FINAL%20VERSION.pdf
|
